UNKNOWN

FEED

Enabling the movement towards advanced chip design, KLA''s Global Products Group (GPG), which is responsible for creating all of KLA's metrology and inspection products, is looking for the best and the brightest research scientist, software engineers, application development engineers, and senior product technology process engineers. Our Systems Engineers are the driving force behind the development process-combining deep technical expertise, strong problem-solving skills, and a clear understanding of customer needs to deliver complex, high-performance solutions.

YEAR

KLA Corp

System Engineer

Enabling the movement towards advanced chip design, KLA's Global Products Group (GPG), which is responsible for creating all of KLA's metrology and inspection products, is looking for the best and the brightest research scientist, software engineers, application development engineers, and senior product technology process engineers. Develop recipes to model complex optical applications and optimize tool performance; Provide escalation support to onsite field service engineer; leading and coordinating remote/local troubleshooting; Product development: Characterize next generation state-of-the art overlay measurement products.

Regional Development Applications Engineer

The FSE role works directly with scientists and lab staff, documents service activity in our CRM, and collaborates with internal Araceli engineering and software teams to resolve complex field issues and improve service procedures. This role is hands-on work in biological laboratory environments: bringing up complex, software enabled microscopic imaging platforms, performing preventive maintenance, troubleshooting hardware and software issues, and keeping instruments running with minimal down time.

Araceli Biosciences

Field Service Engineer - US West (FSE)

ea_via_bold

Provide technical guidance, troubleshooting, and optimization for GPU clusters supporting AI training, inference, high-performance computing, and multi-node simulation workloads, with emphasis on availability, resiliency, scalability, energy efficiency, and cost management. Design, build, and maintain reusable tools, scripts, self-service capabilities, and automation workflows for infrastructure operations, including provisioning, configuration management, validation, capacity planning, monitoring, incident management, reporting, and recurring remediation.

Accenture Plc

AI Infrastructure Operations Engineer

But you'll also have at least a year's experience looking at responsible aspects such as AI model Fairness, Transparency, Explainability, Robustness, Soundness and Privacy - preferably gained in a client-facing environment. At the forefront of the industry, you'll help make our Responsible AI vision a reality for clients looking to better serve their customers and operate always-on enterprises.

Lead AI / ML Engineer

The candidate will work closely with IT, quality, product engineering, and manufacturing engineering teams to define, deploy, and continuously improve best practices within onsemi yield management infrastructure. This team supports front-end and back-end yield applications and methodologies for wafer fab and assembly/test operations and quality organizations.

ON Semiconductor

Yield Enhancement Systems Engineer

Position Summary: Based in Camas, WA the Quality Engineer will perform essential job functions associate with heat treatment under the direction of the Quality Manager to meet customer specifications including assisting other employees as needed. Identifying and recording present or potential conditions that would have a detrimental effect on product, process, or the quality system and initiating corrective or preventive action procedures to address these conditions and verifying the effectiveness of corrective actions.

Bodycote plc

Quality Engineer

We are seeking a ReRAM Memory and AI Development Engineer to advance resistive random-access memory (ReRAM) technology and develop AI-enabled solutions that improve semiconductor engineering productivity and technical capability. The successful candidate will bridge semiconductor device knowledge, data science, AI/ML, EDA, and software development to turn new concepts into practical engineering solutions.

Reram Memory And AI Development Engineer

The Senior Systems Engineer is an individual contributor who is responsible for developing complete, engineered hydraulic solutions from sales descriptions and sketches, including hydraulic and electrical circuit design, mechanical design, and component selection. Displays excellent communication skills including presentation, persuasion, and negotiation skills required in working with customers and coworkers, including the ability to communicate effectively and remain calm and courteous under pressure.

HYDRA-POWER SYSTEMS INC

Hydraulic Systems Engineer

HiringThing

FULL_TIME

OTHER

It is Siemens Healthineers' policy to comply fully and completely with all United States export control laws and regulations, including those implemented by the Department of Commerce through the Export Administration Regulations (EAR), by the Department of State through the International Traffic in Arms Regulations (ITAR), and by the Treasury Department through the Office of Foreign Assets Control (OFAC) sanctions regulations.". These requirements vary by client and may include, but are not limited to: Proof of valid identification (photo, driver's license, SSN) Criminal background checks Drug screens Immunizations (COVID-19, Hep B, MMR, Varicella, Influenza, Tetanus) Annual TB testing Healthcare training.

Siemens Healthineers

Customer Service Engineer - Portland, Oregon (Union)

equestftpin

ADAPTED_NOW

Knowledge of enterprise-level software technology, including server hardware, networking, web applications, electronic data exchange, and service -oriented architectures�. Benefitfocus.com, Inc., the leading producer of employee benefits software is looking for an energetic, assertive and articulate�Solutions Engineer�to join a dynamic team of sales individuals.

Benefitfocus

Solutions Engineer

Physical Demands Key N (Not Applicable): Activity is not applicable to this occupation O (Occasionally): Occupation requires this activity up to 33% of the time F (Frequently): Occupation requires this activity from 33% - 66% of the time C (Constantly): Occupation requires this activity more than 66% of the time Activities · Sit: O · Stand: F · Walk: F · Bend: O · Kneel/Squat: O · Crawl: N · Climb: N · Reach Forward: F · Reach Upward: O · Handling/Fingering: F Push / Pull · 12 lbs. · The plant conditions will require: work around traffic and heavy manufacturing equipment, work at heights on scaffolding and ladders, in dim-lit areas, on slippery or uneven surfaces, exposure to heat, cold, noise, grease, smoke, fumes, gases, chemicals, and inclement weather conditions.

Gunderson Marine

Quality Assurance Engineer (QAE)

With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. The Role and Impact: As a GPU Physical Design Engineer, you will play a critical role in the physical implementation of cutting-edge GPU designs from RTL to GDS, ensuring optimal performance, power, and area.

Intel Corp

Senior GPU Physical Design Engineer

In this role, you will work closely with firmware engineers, operating system developers, architects, silicon designers, and software teams to develop high-fidelity development environments and shift-left solutions that improve product quality, reduce execution risk, and accelerate time-to-market. As a Cloud Software Development Engineer in the System Simulation and Modeling (SSM) organization, you will design, develop, and optimize software solutions that enable Intel's next generation platforms before silicon is available.

Intel

Cloud Software Development Engineer

unify-apply-now, unify-button-container button.employee-refer-a-friend {display: inline-block! important; / Forces the button to respect width/height margins /padding: 10px 20px! important; / Adds space inside the button (top/bottom, left/right) /font-size: 16px! important; / Sets the text size /text-align: center! important; / Centers the text inside the button /text-decoration: none! important; / Removes underlines from links /border-radius: 4px! important; / Rounds the corners of the button slightly /background-color: #ed0715! important; / Sets the button background to a specific red /border: 2px solid #ed0715! important; / Adds a red border matching the background /color: #ffffff! important; / Sets the text color to white /transition: none! important; / Disables default fading animations /cursor: pointer! important; / Changes the mouse cursor to a pointing hand on hover /line-height: normal! important; / Resets the line height to default /height: auto! important; / Allows the button to grow if text is large /min-width: 150px! important; / Ensures the button is never too narrow /background-image: none! important;/ Removes any default gradient colors /box-shadow: none! important; / Removes default shadow effects /text-shadow: none! important; / Removes shadows behind the text /}. CAPTURE VARIABLES FOR BUSINESS RULES ---let jobLocationValue = "";let countryRegionValue = "";let regionValue = "";let jobLevelValue = "";let employeeGroupValue = ""; allTokens.forEach(el =>{let labelEl = el.querySelector('.joblayouttoken-label');if (!labelEl) return; let labelText = labelEl.innerText;let propId = generatePropertyId(labelText);let valueEl = el.querySelector('.rtltextaligneligible');let valueText = valueEl ? valueEl.textContent.trim(): ""; if (propId === "JobLocation") {jobLocationValue = valueText;} else if (propId === "CountryRegion") {countryRegionValue = valueText;} else if (propId === "Region") {regionValue = valueText;} else if (propId === "JobLevel") {jobLevelValue = valueText.toUpperCase().trim();} else if (propId === "EmployeeGroup") {employeeGroupValue = valueText.toLowerCase();}});

Danfoss

Engineer, Product Application

DCG focuses on driving innovation and supporting Intel's mission to shape the future of technology by creating advanced graphics architectures that power systems across desktop, mobile, server, and edge environments. Minimum Qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 4+ years of industry experience OR Master's degree in a relevant field with 3+ years of experience.

GPU Validation Engineer

You will perform complex debug tasks across multiple systems and subsystems, leveraging your expertise to isolate failures, resolve issues, and optimize debug processes. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.

SoC Debug Engineer

Our staff have worked at organizations such as SpaceX, Blue Origin, Boeing, Tesla, Apple, Virgin Orbit, Astra, Google, Amazon, Microsoft, New Relic, Bridgewater, Raytheon, Disney Imagineering, and the US Army and Air Force, as well as research universities, startups, and small companies across a range of industries. In this role, you will bridge the gap between our Electrical Engineering and Core Systems & Software teams, manage external manufacturing partners, and serve as the go-to technical authority on the shop floor when diagnosing and resolving integration issues.

Panthalassa

Internal Harness and Interconnect Engineer

CPU RTL Methodology Engineer your responsibilities will include but are not limited to: Demonstrated leadership and hands-on experience in leveraging AI tools and methodologies to drive significant efficiency gains and improvements in RTL coding and other areas of silicon development. Develops and implements strategies, tools, and techniques for RTL development and logic optimization, ensuring designs meet power, performance, area, and timing targets, as well as physical design integrity.

Senior CPU Front End Methodology Engineer

As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Technical Guidance: Provide technical leadership and support to the design team leadership including proposing creative, innovative methodology and process initiatives to consistently improve efficiency and quality.

Data Engineer Jobs in Beaverton, OR

System Engineer KLA Corp

Regional Development Applications Engineer KLA Corp

Field Service Engineer - US West (FSE) Araceli Biosciences

AI Infrastructure Operations Engineer Accenture Plc

Lead AI / ML Engineer Accenture Plc

Yield Enhancement Systems Engineer ON Semiconductor

Quality Engineer Bodycote plc

Reram Memory And AI Development Engineer ON Semiconductor

Hydraulic Systems Engineer HYDRA-POWER SYSTEMS INC

Customer Service Engineer - Portland, Oregon (Union) Siemens Healthineers

Solutions Engineer Benefitfocus

Quality Assurance Engineer (QAE) Gunderson Marine

Senior GPU Physical Design Engineer Intel Corp

Cloud Software Development Engineer Intel

Engineer, Product Application Danfoss

GPU Validation Engineer Intel Corp

SoC Debug Engineer Intel

Internal Harness and Interconnect Engineer Panthalassa

Senior CPU Front End Methodology Engineer Intel Corp

Senior CPU RTL Design Engineer Intel Corp.

Similar Job Searches

See More Jobs

Stand out to leading employers.