Sacramento, CA24 days ago
- Full-time
Day-to-day work includes Civil 3D modeling, earthwork calculations, and preparing SWMPs, drainage studies, and utility reports alongside an experienced engineering team.
Day-to-day work includes Civil 3D modeling, earthwork calculations, and preparing SWMPs, drainage studies, and utility reports alongside an experienced engineering team.
For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits. This position involves contributing to array architecture definition and analysis, as well as leading the design of analog, basic digital, and mixed-signal circuits for advanced memory technologies including DRAM and Emerging memories.
Variable incentives may also be offered." Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html.
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
p>Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html.
The team is responsible for all SoC level physical design and optimization flows ranging from Floor-planning, Clocking, Synthesis through GDS and parallel verification aspects such as Static Timing Analysis, Formal Verification, EM/IR/PDN verification, Quality Assurance, Layout Verification etc. A successful candidate will have proven experience demonstrating the following skills and behavioral traits: The ideal candidate will be capable of leading a small team as well as interacting with architecture and design teams to improve IP and ultimate product quality and performance.
p>Minimum Qualifications: The candidate must possess a bachelor's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 6+ years of experience OR master's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 4+ yrs.
p>• Lead evaluation of architectural trade-offs considering features, performance targets, power constraints, and system limitations • Define and document micro-architecture for complex SoC IP blocks; implement RTL in Verilog/SystemVerilog, integrate at top level, and deliver fully verified, synthesis- and timing-clean designs • Collaborate closely with verification teams to ensure comprehensive coverage and robust validation of all design aspects • Develop and maintain timing constraints for IP blocks; provide guidance and support to physical design teams for synthesis, timing closure, and formal equivalence checks • Drive silicon bring-up and post-silicon validation, including debug and performance analysis • Mentor junior engineers and contribute to best practices for design methodology and quality. Find more information about all of our Amazing Benefits here: https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003.
For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits. The US base salary range that Micron Technology estimates it could pay for this full-time position is: $177,000.00 - $309,000.00 a year.
li style="margin: 0px 0px 0px 24px; padding: 0px; font-size: 12pt; font-family: Calibri, Calibri_MSFontService, sans-serif;" data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"hybridMultilevel"}" aria-setsize="-1" data-aria-posinset="3" data-aria-level="1">Community – Quarterly social events, paid group volunteering events, and employee networks and groups.
li style="margin: 0px 0px 0px 24px; padding: 0px; font-size: 12pt; font-family: Calibri, Calibri_MSFontService, sans-serif;" data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"hybridMultilevel"}" aria-setsize="-1" data-aria-posinset="3" data-aria-level="1">Community – Quarterly social events, paid group volunteering events, and employee networks and groups.
li style="margin: 0px 0px 0px 24px; padding: 0px; font-size: 12pt; font-family: Calibri, Calibri_MSFontService, sans-serif;" data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"hybridMultilevel"}" aria-setsize="-1" data-aria-posinset="3" data-aria-level="1">Community – Quarterly social events, paid group volunteering events, and employee networks and groups.
ul style="margin: 0px; padding: 0px; font-family: verdana;">
div class="ewa-rteLine">• Assist with developing typical sections, alignments, profiles, layouts, and cross-sections.
What May require occasional exposure to work environments that may include inclement weather, heat, humidity, noise, hazard, atmospheric conditions, and bodies of water, depending on project requirements.