Datapath analysis and operator learning in logic circuits, including identification of arithmetic operators (adders, multipliers, shifters, comparators) in gate-level netlists. Architect and enhance algorithms for datapath learning, enabling automatic identification of arithmetic components such as adders, multipliers, shifters, and comparators in gate-level netlist.