Sign upLog in
See more jobs

Sr. ASIC Design Engineer

Parade Technologies Ltd

  • Beaverton, OR
  • 8 days ago
  • $110,000–$150,000 Per Year

Highlights

Annual base salary 110000 - 150000 Responsibilities Member of design team for large SOCs Qualifications BSMS degree with 5 years of relevant work experienceGood understanding of digital design and verification practicesAbility to write RTL based on a specification and simulate vectors to verify RTLExperience using System Verilog SV and at least one prior RTL designsFamiliarity with PCIe USB3 or Power Delivery Required Experience Demonstrate an expert knowledge of System Verilog SV or similar verification languageDemonstrate an expert knowledge of Verilog for chip design and verificationUnderstanding the ASIC flow from MAS to silicon including RTL design verification synthesis timing constraints GLS FPGA prototyping first silicon bring up and debugExperience with high-speed serial protocols USB3 PCIe Ethernet etc. Experience with creating module level test benches and BFMs.

Numbers & Facts

LocationBeaverton, OR
Salary$110,000–$150,000 Per Year

Description

Annual base salary 110000 - 150000 Responsibilities Member of design team for large SOCs Qualifications BSMS degree with 5 years of relevant work experienceGood understanding of digital design and verification practicesAbility to write RTL based on a specification and simulate vectors to verify RTLExperience using System Verilog SV and at least one prior RTL designsFamiliarity with PCIe USB3 or Power Delivery Required Experience Demonstrate an expert knowledge of System Verilog SV or similar verification languageDemonstrate an expert knowledge of Verilog for chip design and verificationUnderstanding the ASIC flow from MAS to silicon including RTL design verification synthesis timing constraints GLS FPGA prototyping first silicon bring up and debugExperience with high-speed serial protocols USB3 PCIe Ethernet etc.Experience with creating module level test benches and BFMs

Similar Jobs