FPGA Design Engineer & Digital Signal Processing (DSP) Engineer

• Current Openings
• Veterans Program
• Working With Indotronix
• Referral Program

All current openings

FPGA Design Engineer & Digital Signal Processing (DSP) Engineer

• Location: Cedar Rapids, Iowa 52497
• Employment type: W-2 Hourly
• Work model: On-site
• Posted February 5, 2026
• Job ID: JPC - 199997

Easy ApplyApply Now

Job Description

Job Title: FPGA Design Engineer & Digital Signal Processing (DSP) Engineer

Duration: 6+ Months

Location: Cedar Rapids, IA and El Segundo, CA

On-site Requirement: Full-time, on-site, air‑gapped lab environment

Payrates

FPGA Design Engineer -$100.hr to $110 hr

DSP Engineer - $110 to $130

Start: Immediate priority

We are seeking a skilled Digital Signal Processing (DSP) Engineer to design, develop, and optimize signal processing algorithms for real-time embedded systems.

The ideal candidate will have experience in DSP theory, algorithm development, and implementation using C/C++, MATLAB, and Python.

This role involves developing solutions for applications such as audio processing, wireless communications, radar, imaging, and embedded systems while collaborating with cross-functional engineering teams.

Key Requirements:

• Bachelor's or master's degree in electrical engineering, Computer Engineering, Signal Processing, or a related field.
• 3+ years of experience in DSP algorithm development and implementation.
• Strong knowledge of DSP fundamentals, FFT/DFT, FIR/IIR filters, adaptive filtering, and spectral analysis.
• Proficiency in C/C++, MATLAB/Simulink, and Python.
• Experience with embedded systems, DSP processors, ARM platforms, FPGAs, and RTOS.
• Strong analytical, problem-solving, and communication skills.

Preferred:

• Experience in audio, wireless communications, radar, computer vision, or medical imaging.
• Knowledge of FPGA development (Verilog/VHDL) and AI/ML applications in signal processing.

Easy ApplyApply Now

Interested in this role?

Easy ApplyApply Now

Job details

Job ID JPC - 199997

Location Cedar Rapids, Iowa, United States

Work Model On-site

Employment Type W-2 Hourly

Experience 8-15 years

Pay Rate $110 - $113 (Hourly)

Posted February 5, 2026

Skills asic FPGA lab equipment

Share this job

*