We have the following urgent requirement with our client: Title: Design Verification Engineer Location: Folsom, CA Duration: 6 to 12+ Months Compensation: DOE Details Requires strong experience with development of UVM, OVM, VMM and/or Verilog, SystemVerilog t est benches for full chip testbench and usage of simulation tools/debug environments like Synopsys VCS, Cadence IES to test full chip FPGA fabric and SoCs. Experience with gate level simulation, power verification, reset verification, contention checking, abstraction techniques is a plus.•