JOB DUTIES: You will build behavioral models of analog and mixed-signal circuits (PLLs, clocking, Client/DAC, TX/RX analog front ends, calibration loops) in SystemVerilog. Our modeling engineers are expected to contribute in all of the following areas: Reading schematics, netlists and circuit specifications to define what each model must capture.