$135,396–$150,205 Per Year
ASIC Design, Aerospace and Defense, Agile Programming Methodologies, Analysis Skills, Artificial Intelligence (AI), Automation, Bash Scripting, Boundary Scan, Centers for Disease Control and Prevention (CDC), Code Coverage, Code Reviews, Communication Skills, Computer Engineering, Continuous Deployment/Delivery, Continuous Integration, Corporate Social Responsibility, Cross-Domain Solutions (CDS), Cryptography, Cryptography Algorithms, Cyberspace, Debugging Skills, Document Management, Documentation, Electrical Engineering, Embedded Processors, Ethernet, FIFO, FPGA, FPGA Design, Fibre Channel, Floorplanning, Graphic Design, IP (Internet Protocol), Leadership, Mathematics, ModelSim, OEM (Original Equipment Manufacturer), PCI Express (PCI-E), Place and Route, Presentation/Verbal Skills, Press Releases, Python Programming/Scripting Language, RTL Design, Regression Testing, Requirements Management, SHA (Secure Hash Algorithm), Scripting (Scripting Languages), Secret Clearance, Security Clearance, Serial Link Design, Simulation, Software Development, Source Code/Configuration Management (SCM), System Integration (SI), SystemVerilog, Systems Engineering, Tcl-Tk, Team Player, Technical Presentation, Technical Writing, Technical/Engineering Design, Timing Verification, Transceivers, United States Citizen, VHDL Hardware Description Language, Verification Engineering, Verilog Hardware Description Language, Writing Skills
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions - Scottsdale, AZ, US - 2026-72596 | General Dynamics
About GD
- Ethos
Corporate Responsibility
- Leadership
- History
Our Businesses
- Aerospace
Marine
- Combat
- Technologies
News
- Press Releases
- Media Gallery
- News Feed
Careers
- Job Search
Benefits
- Veterans
- Internships
Search for:
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
Job ID Number 2026-72596 Scottsdale, AZ, US Category Engineering Required Clearance Secret Employment Type Full Time Remote Option On-Site Business Unit GD Mission Systems
Apply Now At GDMISSIONSYSTEMS.COM
Responsibilities for this Position
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
ID: 2026-72596
US-AZ-Scottsdale
Required Clearance: Secret
Posted Date: 5/18/2026
Category: Engineering-Software
Employment Type: Full Time
Hiring Company: General Dynamics Mission Systems, Inc.
Basic Qualifications
Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.
CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.
Responsibilities for this Position
What You'll Do
- Architect and implement high-performance FPGA designs in VHDL and/or Verilog targeting Xilinx and Microchip device families.
- Perform synthesis, place-and-route, and timing closure using Vivado or Libero, including advanced techniques such as pipelining, register retiming, floorplanning, and physical optimization
- Develop and execute block-level simulations using QuestaSim/ModelSim with code coverage analysis (statement, branch, condition, expression)
- Create self-checking testbenches for correctness verification
- Design high-speed interfaces for inter-module communication and system integration
- Collaborate with systems engineers, software developers, and verification engineers in an Agile development environment
- Participate in design reviews, peer code reviews, and documentation of design specifications and interface control documents
- Contribute to CI/CD pipeline development for automated synthesis, simulation regression, and coverage tracking
- Support integration and lab bring-up activities, including on-target FPGA debug using ILAs and JTAG-based tools
Required Qualifications
- Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design
- Hands-on experience with Xilinx Vivado Design Suite or Microchip Libero for synthesis, implementation, and timing analysis
- Experience targeting Xilinx and Microchip device families
- Ability to achieve timing closure on designs at 300+ MHz clock rates
- Experience with FPGA simulation tools (QuestaSim or ModelSim)
- Proficiency in writing self-checking testbenches with automated pass/fail determination
- Understanding of high-speed digital design principles: pipelining, clock domain crossing (CDC), metastability mitigation, and synchronous design
- Experience with AXI-Stream, AXI4, or similar on-chip bus protocols
- Ability to read and interpret timing reports, utilization summaries, and critical-path analysis output
- Strong written and verbal communication skills for design documentation and technical presentations
- S. Citizenship and ability to obtain/maintain a Secret security clearance
Preferred Qualifications
- Experience with cryptographic algorithm implementation in hardware (AES, GCM, SHA, ECC, RSA, or similar)
- Experience with high-speed serial interfaces: PCIe, Ethernet (10G/25G/100G), Fibre Channel, Aurora, or GTY/GTM transceivers
- Experience with CI/CD pipelines for FPGA development (GitLab CI) including automated synthesis and regression testing
- Proficiency in scripting languages (Tcl, Python, Bash) for build automation and design flow scripting
- Experience with version control systems (GitLab) and collaborative development workflows
- Experience with Xilinx IP cores: FIFO Generator, Clock Wizard, MIG/DDR controllers, DMA/Bridge subsystems
- Experience with embedded processors in FPGA (MicroBlaze, Zynq PS, Versal AI Engine)
#CJ3
Salary Note
This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
Combined Salary Range
USD $135,396.00 - USD $150,205.00 /Yr.
Company Overview
General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!
Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans
PI284649515
Back To Search Results
General Dynamics Mission Systems is a technology integrator and original equipment manufacturer that provides mission critical solutions across ground, sea, air, space and cyberspace.
Ask A Question
Share this job
URL Copied!
- #ClearedJobs
- #GDMSCareers
- #GDCareers
Copyright 2026 General Dynamics Corporation
We use cookies to enhance your website experience. By continuing to visit this site, you agree to our use of cookies. Learn More
Accept Decline