TPU PCIe RTL Design Engineer

TPU PCIe RTL Design Engineer - Google Careers

Careers

Careers

Skip navigation links

homehome

Home

Home

work_outlinework_outline

Jobs

Jobs

noogler_hatnoogler_hat

Students

Students

googlegoogle

How we work

How we work

handymanhandyman

How we hire

How we hire

person_outlineperson_outline

Your career

Your career

help_outline

Help link

feedback

Send feedback

more_vert

• Help
• Send Feedback

Sign in

Careers

Careers

homeHome

work_outlineJobs

expand_more

noogler_hatStudents

expand_more

googleHow we work

expand_more

handymanHow we hire

expand_more

person_outlineYour career

expand_more

job details

arrow_back

Back to jobs search

Jobs search results

3,686 jobs matched

• Staff Software Developer, Google Cloud Enterprise Chat

Waterloo, ON, Canada

• Data Center Manager, Server Operations

Eemshaven, Netherlands

• Senior Staff Software Engineer, Audio Platform, XR

San Jose, CA, USA

• Software Engineer, PhD, Early Career, 2026

Hyderabad, Telangana, India; Bengaluru, Karnataka, India

• Principal Threat Intelligence Analyst, Google Threat Intelligence Group

Sydney NSW, Australia; Melbourne VIC, Australia; +8 more; +7 more | Remote eligible

• Technical Program Manager, Longhaul Planning

London, UK; Dublin, Ireland

• Head of Support Delivery, gUP Operations

Dublin, Ireland

• Strategic Agency Manager

Mumbai, Maharashtra, India; Bengaluru, Karnataka, India; +2 more; +1 more

• Practice Architect, Private Equity, Google Cloud

New York, NY, USA; Atlanta, GA, USA; +5 more; +4 more

• Senior Program Manager, Data Center Construction

Indiana, USA | Remote eligible

• Strategy and Operations Lead, gTech Ads Solutions

Hyderabad, Telangana, India; Gurugram, Haryana, India

• Technical Program Manager, Silicon, Chip Design

Bengaluru, Karnataka, India

• Staff Software Engineer, Vector Search, Vertex AI

Warsaw, Poland

• Product Manager, Google Fonts

San Jose, CA, USA; New York, NY, USA; +2 more; +1 more

• Forward Deployed Engineer IV, GenAI, Google Cloud

San Francisco, CA, USA; Atlanta, GA, USA; +24 more; +23 more

• Strategic Partner Development Senior Associate, Shopping and Commerce

Mountain View, CA, USA; New York, NY, USA; +3 more; +2 more

• Staff Developer Experience Engineer, DeepMind

Bengaluru, Karnataka, India

• Senior Software Engineer, Storage AI/ML

Seattle, WA, USA

• Account Representative, Search Ads 360, Retail, LCS

Chicago, IL, USA

• Google Cloud Dedicated Operations Product Management Lead

New York, NY, USA; Kirkland, WA, USA; +2 more; +1 more

Showing 1 to 20 of 3686 rows

1‑20 of 3686

navigate_next

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

arrow_back

Back to jobs search

TPU PCIe RTL Design Engineer

share

• linkCopy link
• emailEmail a friend

corporate_fareGoogleplaceSunnyvale, CA, USA

bar_chartMid

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Apply

share

• linkCopy link
• emailEmail a friend

Minimum qualifications:

• Bachelor"s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

• 5 years of experience in ASIC design, including one project focused on PCIe logic.

• Experience debugging RTL using Verdi/VCS and automating tasks via Python or Perl.

• Experience in SystemVerilog/Verilog for RTL development and microarchitecture definition.

• Experience with PCIe protocol layers (e.g., Transaction, Data Link, and Physical) or LTSSM.

• Experience with Clock Domain Crossing (CDC), timing closure, or synthesis flows.

Preferred qualifications:

• Master"s degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• 8 years of ASIC design experience, including 3 years in PCIe (Gen4/5/6) controller or protocol logic.
• Experience with advanced RTL design, including multi-clock domains, timing closure, datapath optimization, and hardware/firmware partitioning.
• Experience with cross-functional leadership, driving efforts with software/system teams from RTL development through silicon bring-up.
• Experience in PCIe architecture, including Link Training and Status State Machine (LTSSM), TLP/FLIT pipelines, flow control, ordering rules, and performance tuning.
• Knowledge of ASIC flow, SerDes, and scripting.

About the job

In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google"s most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google"s TPU. You"ll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

Join the team designing and developing the core components of Google"s next-generation Tensor Processing Units (TPUs), the custom-built accelerators powering our AI and machine learning workloads in data centers.

As a PCIe Design Engineer, you will architect and implement SoC-level RTL for our next-generation data center accelerators. Beyond designing high-performance PCIe subsystems, you will build the foundational SoC infrastructure-including clocking, reset, error handling, and chip management-that powers our silicon. Your highly cross-functional role offers a "big picture" view of the product lifecycle from concept to production, requiring close collaboration with software and hardware teams to deliver accelerators.

This position offers the opportunity to work on challenging technical problems at the forefront of AI hardware, working in a dynamic and collaborative environment.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We"re the driving team behind Google"s groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

• Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power, Performance, and Area (PPA) targets, coding standards, and quality guidelines.
• Manage the full RTL lifecycle, including documentation and coding, while ensuring the design is sign-off ready for Lint, CDC, and synthesis.
• Partner with system architects to integrate the PCIe subsystem, ensuring it meets chip-level bandwidth, latency, and power consumption goals.
• Coordinate with Verification and Physical Design teams to develop test plans, leverage PCIe VIP, and achieve successful timing closure.
• Resolve complex protocol issues and lead post-silicon bring-up to ensure link integrity and subsystem performance.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google"s Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Google apps

Main menu