Senior Electrical Engineer: FPGA

RTX Corp

Fort Wayne, IN

JOB DETAILS
SKILLS
ARM (Advanced RISC Machine), ASIC (Application Specific Integrated Circuit), ASIC Design, ASIC Verification, Adjudication, Affirmative Action, Agile Programming Methodologies, Analog Microwave or Power, Analysis Skills, Budget Management, Budgeting, Calendar Management, Circuit Design, Code Coverage, Code Reviews, Concept of Operations (CONOPS), Configuration Management, Cross-Functional, Debugging Skills, Design Services, Design Verification, Documentation, Electrical Engineering, Electronic Warfare, Electronics, Embedded Processors, Embedded Systems, FPGA, FPGA Design, GPU (Graphics Processing Unit), IR (Infrared), Image Processing, Information/Data Security (InfoSec), Knowledge Transfer, Laboratory, Leadership, Leading Edge Technology, Mathematics, Mentoring, Product Lifecycle, Product Support, Production Support, Project Management Software, Proposal Development, RTX, Radio Frequency, Rehabilitation Act, Requirements Management, Requirements Validation/Verification, Schedule Development, Security Clearance, Serial Link Design, Source Code/Configuration Management (SCM), State Government, SystemVerilog, Team Building, Team Lead/Manager, Technical Support, Time Management, Timing Verification, Transceivers, United States Citizen, User Documentation, VHDL Hardware Description Language, Verification Plans, Verilog Hardware Description Language
LOCATION
Fort Wayne, IN
POSTED
30+ days ago

Date Posted:

Country:

Location:

Position Role Type:

U.S. Citizen, U.S. Person, or Immigration Status Requirements:

Security Clearance Type:

Security Clearance Status:

At Raytheon, the foundation of everything we do is rooted in our values and a higher calling - to help our nation and allies defend freedoms and deter aggression. We bring the strength of more than 100 years of experience and renowned engineering expertise to meet the needs of today's mission and stay ahead of tomorrow's threat. Our team solves tough, meaningful problems that create a safer, more secure world.

The Multi-Product Power & Digital (MPD) department designs FPGAs, circuit cards, and electronics subassemblies for a range of products including missiles/effectors, radars, and electronic warfare systems.  The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production and sustainment.

The MPD department is seeking a Senior FPGA Engineer to join our team. In this role, you will leverage advanced technologies to create cutting-edge solutions for sensor and effector products. You will partner with experienced, multidisciplinary teams to define requirements, develop architectures, execute detailed design and simulations, and perform integration and verification tasks. You will document your designs within the appropriate configuration management tools and provide comprehensive engineering support throughout the product lifecycle.

This position is an onsite role, located in Fort Wayne, IN.

What You Will Do

• Provide full lifecycle support of production quality FPGA designs for all major vendors and device families including: AMD (Xilinx), Altera, and Microchip (Microsemi) using tools such as AMD Vivado, Altera Quartus Prime Pro or Libero. Provide full lifecycle support of production quality FPGA designs for all major vendors and device families including: AMD (Xilinx), Altera, and Microchip (Microsemi) using tools such as AMD Vivado, Altera Quartus Prime Pro or Libero.

• Generate FPGA designs for the following applications: gigabit serial interfaces, Radio Frequency (RF) DSP, controls, data links, embedded processing and processor interfaces. Generate FPGA designs for the following applications: gigabit serial interfaces, Radio Frequency (RF) DSP, controls, data links, embedded processing and processor interfaces.

• Support translation of system level requirements into FPGA requirements Support translation of system level requirements into FPGA requirements

• Architect FPGA-based systems to determine parts, interfaces, and Concept of Operations (CONOPS) Architect FPGA-based systems to determine parts, interfaces, and Concept of Operations (CONOPS)

• Lead FPGA designs and code in VHDL for reliability and maintainability Lead FPGA designs and code in VHDL for reliability and maintainability

• Verify designs utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage Verify designs utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage

• Define schedules for FPGA tasking and drive execution to the planned budget and schedule. Define schedules for FPGA tasking and drive execution to the planned budget and schedule.

• Create complete documentation including requirements, verification plan, and user's guides Create complete documentation including requirements, verification plan, and user's guides

• Lead individual designs and/or small teams. Lead individual designs and/or small teams.

• Operate with minimal oversight from manager. Operate with minimal oversight from manager.

• Support internal and external technical reviews. Support internal and external technical reviews.

• Engage in knowledge transfer activities and mentorship of junior engineers. Engage in knowledge transfer activities and mentorship of junior engineers.

Qualifications You Must Have

• Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 5 years of prior relevant experience. Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 5 years of prior relevant experience.

• Experience to include one or more of the following: FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding) Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as AMD Vivado, Altera Quartus Prime Pro or Libero. Hands on experience with integration and debug of FPGA/ASIC in a lab environment Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development. Experience with source code management, design reviews, and code release in a team development environment. Experience to include one or more of the following:

• FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding) FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)

• Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as AMD Vivado, Altera Quartus Prime Pro or Libero. Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as AMD Vivado, Altera Quartus Prime Pro or Libero.

• Hands on experience with integration and debug of FPGA/ASIC in a lab environment Hands on experience with integration and debug of FPGA/ASIC in a lab environment

• Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development. Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development.

• Experience with source code management, design reviews, and code release in a team development environment. Experience with source code management, design reviews, and code release in a team development environment.

Qualifications We Prefer

• One or more advanced degrees in Electrical Engineering or a related Science, Technology, Engineering, or Mathematics (STEM) major.  A suitable degree may be counted as 2 years of work experience." One or more advanced degrees in Electrical Engineering or a related Science, Technology, Engineering, or Mathematics (STEM) major.  A suitable degree may be counted as 2 years of work experience."

• FPGA/ASIC design experience in one or more of the following areas: Radar processing techniques Image processing techniques for visual and infrared sensors Embedded systems design using ARM, Microblaze, or NIOS processors Gigabit serial interfaces and multi-gigabit transceivers (MGTs) Constrained random verification in UVM using System Verilog Experience with High Level Synthesis (HLS) Experience with vector processors and/or GPUs FPGA/ASIC design experience in one or more of the following areas:

• Radar processing techniques Radar processing techniques

• Image processing techniques for visual and infrared sensors Image processing techniques for visual and infrared sensors

• Embedded systems design using ARM, Microblaze, or NIOS processors Embedded systems design using ARM, Microblaze, or NIOS processors

• Gigabit serial interfaces and multi-gigabit transceivers (MGTs) Gigabit serial interfaces and multi-gigabit transceivers (MGTs)

• Constrained random verification in UVM using System Verilog Constrained random verification in UVM using System Verilog

• Experience with High Level Synthesis (HLS) Experience with High Level Synthesis (HLS)

• Experience with vector processors and/or GPUs Experience with vector processors and/or GPUs

• Demonstrated ability to lead teams to achieve schedule, budget and technical commitments. Demonstrated ability to lead teams to achieve schedule, budget and technical commitments.

• Experience with project management tools such as Earned Value and/or Agile Execution. Experience with project management tools such as Earned Value and/or Agile Execution.

• Proposal development experience. Proposal development experience.

What We Offer

Our values drive our actions, behaviors, and performance with a vision for a safer, more connected world. At RTX we value: Trust, Respect, Accountability, Collaboration, and Innovation.

This position offers relocation based on candidate eligibility.

Learn More & Apply Now!

This position requires a security clearance. DCSA Consolidated Adjudication Services (DCSA CAS), an agency of the Department of Defense, handles and adjudicates the security clearance process. More information about Security Clearances can be found on the US Department of State government website here: https://www.state.gov/m/ds/clearances/c10978.htm

Indiana : https://careers.rtx.com/global/en/raytheon-indiana-location

#LI-CV1

As part of our commitment to maintaining a secure hiring process, candidates may be asked to attend select steps of the interview process in-person at one of our office locations, regardless of whether the role is designated as on-site, hybrid or remote.

RTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or veteran status, or any other applicable state or federal protected class. RTX provides affirmative action in employment for qualified Individuals with a Disability and Protected Veterans in compliance with Section 503 of the Rehabilitation Act and the Vietnam Era Veterans' Readjustment Assistance Act.

Privacy Policy and Terms:

Click on this link to read the Policy and Terms

About the Company

R

RTX Corp