Physical Design Technical Lead, ASIC, TPU

Google LLC

Sunnyvale, CA

JOB DETAILS
SKILLS
ASIC (Application Specific Integrated Circuit), Artificial Intelligence (AI), Cadence, Calendar Management, Channel Strategies, Cloud Computing, Communication Skills, Computer Architecture, Computer Engineering, Computer Science, Construction, Cross-Functional, DFT (Design for Test), Electrical Engineering, Electricity, English Language, Equal Employment Opportunity (EEO), Estonian Language, Feasibility Analysis, Floorplanning, Fonts, Genetics, IP (Internet Protocol), International Sales, Internet Security, Internet of Things, Leadership, Lithuanian Language, Mentoring, Network Operations Center, Operations Management, Operations Research, Operations Security (OPSEC), PerlScript Scripting Language, Place and Route, Product Management, Project/Program Management, Python Programming/Scripting Language, RTL Design, Recruiting/Staffing Agency, Regulatory Requirements, Retail, Risk Management, Sales Management, Schedule Development, Software Engineering, Stock Purchase Plans, Systems Administration/Management, Tcl-Tk, Technical Leadership, Technical/Engineering Design, Timing Verification, Ukrainian Language
LOCATION
Sunnyvale, CA
POSTED
11 days ago

Physical Design Technical Lead, ASIC, TPU - Google Careers

Careers

Careers

Skip navigation links

homehome

Home

Home

work_outlinework_outline

Jobs

Jobs

noogler_hatnoogler_hat

Students

Students

googlegoogle

How we work

How we work

handymanhandyman

How we hire

How we hire

person_outlineperson_outline

Your career

Your career

help_outline

Help link

feedback

Send feedback

more_vert

  • Help
  • Send Feedback

Sign in

Careers

Careers

homeHome

work_outlineJobs

expand_more

noogler_hatStudents

expand_more

googleHow we work

expand_more

handymanHow we hire

expand_more

person_outlineYour career

expand_more

job details

arrow_back

Back to jobs search

Jobs search results

3,702 jobs matched

  • Data Center Manager, Server Operations

Eemshaven, Netherlands

  • Software Engineer, PhD, Early Career, 2026

Hyderabad, Telangana, India; Bengaluru, Karnataka, India

  • Principal Threat Intelligence Analyst, Google Threat Intelligence Group

Sydney NSW, Australia; Melbourne VIC, Australia; +8 more; +7 more | Remote eligible

  • Head of Support Delivery, gUP Operations

Dublin, Ireland

  • Practice Architect, Private Equity, Google Cloud

New York, NY, USA; Atlanta, GA, USA; +5 more; +4 more

  • Strategic Agency Manager

Mumbai, Maharashtra, India; Bengaluru, Karnataka, India; +2 more; +1 more

  • Senior Program Manager, Data Center Construction

Indiana, USA | Remote eligible

  • Strategy and Operations Lead, gTech Ads Solutions

Hyderabad, Telangana, India; Gurugram, Haryana, India

  • Technical Program Manager, Silicon, Chip Design

Bengaluru, Karnataka, India

  • Staff Software Engineer, Vector Search, Vertex AI

Warsaw, Poland

  • Product Manager, Google Fonts

San Jose, CA, USA; New York, NY, USA; +2 more; +1 more

  • Strategic Partner Development Senior Associate, Shopping and Commerce

Mountain View, CA, USA; New York, NY, USA; +3 more; +2 more

  • Forward Deployed Engineer IV, GenAI, Google Cloud

San Francisco, CA, USA; Atlanta, GA, USA; +24 more; +23 more

  • Engineering Analyst, Trust and Safety, Gemini and Labs

Bengaluru, Karnataka, India

  • Staff Developer Experience Engineer, DeepMind

Bengaluru, Karnataka, India

  • Senior Software Engineer, Storage AI/ML

Seattle, WA, USA

  • Account Representative, Search Ads 360, Retail, LCS

Chicago, IL, USA

  • Google Cloud Dedicated Operations Product Management Lead

New York, NY, USA; Kirkland, WA, USA; +2 more; +1 more

  • Regional IoT Operations and Cyber security Specialist

New York, NY, USA

  • Account Executive, New Business Sales, Central Europe (English, Ukrainian, Lithuanian/Estonian)

Hamburg, Germany

Showing 1 to 20 of 3702 rows

1‑20 of 3702

navigate_next

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

arrow_back

Back to jobs search

Physical Design Technical Lead, ASIC, TPU

share

  • linkCopy link
  • emailEmail a friend

corporate_fareGoogleplaceSunnyvale, CA, USA

bar_chartAdvanced

Advanced

Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders; deep expertise in domain.

Apply

share

  • linkCopy link
  • emailEmail a friend

Minimum qualifications:

  • Bachelor"s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience with physical design and leading full-chip or massively intricate subchip implementation (e.g., from RTL2GDSII, including key stages like floorplanning, place and route, and timing closure) for high-speed ASICs in advanced process nodes.
  • Experience in Python, Tcl, or Perl scripting.

Preferred qualifications:

  • Master"s degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with Cadence Innovus, Synopsys DP, Mentor Calibre, and StarRC, plus understanding of foundry technology files, rule decks, physical sign-off, and 2.5D/3D packaging.
  • Technical leadership experience managing execution schedules, mitigating risks, and driving cross-functional collaboration with internal teams and external vendors.
  • Understanding of performance, power, and area trade-offs, alongside knowledge of DFT including Scan, MBIST, and LBIST.
  • Ability to navigate ambiguity, scale leadership across the physical design hierarchy, and excellent communication skills to articulate complex technical challenges to stakeholders.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google"s direct-to-consumer products. You"ll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's Tensor Processing Units (TPUs) are incredibly complex, pushing the boundaries of physical design, power, and performance. In this role, you will provide technical leadership for the physical design of our next-generation AI silicon. Because of the sheer scale of our chips, our physical design leadership is highly dynamic; you will be expected to drive end-to-end execution with a scope that scales from owning highly complex, critical macro-subsystems up to overarching project-wide top-level implementation, depending on project needs.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We"re the driving force behind Google"s groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $279000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

  • Lead the physical design implementation and strategy for high-performance silicon, with leadership scope ranging from critical, high-complexity subchips to overarching top-level execution based on project phases and team needs.
  • Manage the full design cycle from RTL to GDSII, including critical sign-off closures for timing, electrical performance, and power integrity.
  • Partner with internal teams (RTL, DFT, methodology, packaging) to achieve optimal power, performance, and area (PPA) results, including conducting feasibility studies for new microarchitectures and optimizing RTL runs.
  • Collaborate with external EDA and IP vendors to improve flows and methodologies, while contributing to internal processes to ensure efficient and predictable execution.
  • Drive execution schedules, resource planning, and risk mitigation for your area of ownership, scaling your leadership to support overall project-wide milestones.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google"s Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Google apps

Main menu

About the Company

G

Google LLC