Physical Design Lead, ASIC

Google LLC

  • Sunnyvale, CA
  • 29 days ago

    Highlights

    From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Implement and execute key design phases: floor-planning, synthesis, placement, clock tree synthesis (CTS), timing closure, routing, extraction, physical verification (design rule checking (DRC)/layout versus schematic (LVS), electromigration (EM)/IR, and final signoff.

    Numbers & Facts

    LocationSunnyvale, CA

    Description

    Physical Design Lead, ASIC - Google Careers

    Careers

    Careers

    Skip navigation links

    homehome

    Home

    Home

    work_outlinework_outline

    Jobs

    Jobs

    noogler_hatnoogler_hat

    Students

    Students

    googlegoogle

    How we work

    How we work

    handymanhandyman

    How we hire

    How we hire

    person_outlineperson_outline

    Your career

    Your career

    help_outline

    Help link

    feedback

    Send feedback

    more_vert

    • Help
    • Send Feedback

    Sign in

    Careers

    Careers

    homeHome

    work_outlineJobs

    expand_more

    noogler_hatStudents

    expand_more

    googleHow we work

    expand_more

    handymanHow we hire

    expand_more

    person_outlineYour career

    expand_more

    job details

    arrow_back

    Back to jobs search

    Jobs search results

    3,628 jobs matched

    • Forward Deployed Engineer IV, GenAI, Google Cloud

    San Francisco, CA, USA; Atlanta, GA, USA; +21 more; +20 more

    • Staff Software Engineer, AI/ML, YouTube Ads

    Mountain View, CA, USA

    • Post Silicon Advanced Packaging Engineer

    Taipei, Taiwan; Zhubei, Zhubei City, Hsinchu County, Taiwan

    • Business Data Scientist, Platform Journey Analytics and Measurement

    Boulder, CO, USA; Chicago, IL, USA

    • Network Fabric Test Engineer

    Bengaluru, Karnataka, India

    • Senior Software Engineer, Site Reliability Engineering, Cloud Storage

    Dublin, Ireland

    • Logistics Operations Manager, Google Cloud

    Reston, VA, USA

    • Principal Threat Intelligence Analyst, Google Threat Intelligence Group

    Sydney NSW, Australia; Melbourne VIC, Australia; +8 more; +7 more | Remote eligible

    • Staff Software Developer, Google Cloud Enterprise Chat

    Waterloo, ON, Canada

    • Data Center Manager, Server Operations

    Eemshaven, Netherlands

    • Business and Marketing Data Scientist

    Atlanta, GA, USA

    • Strategic Agency Manager

    Mumbai, Maharashtra, India; Bengaluru, Karnataka, India; +2 more; +1 more

    • Staff Software Engineer, Vector Search, Vertex AI

    Warsaw, Poland

    • Senior Program Manager, Data Center Construction

    Indiana, USA | Remote eligible

    • Product Manager, Google Fonts

    San Jose, CA, USA; New York, NY, USA; +2 more; +1 more

    • Staff Developer Experience Engineer, DeepMind

    Bengaluru, Karnataka, India

    • Services Manager, gTech Ads GCS, AMER

    Sunnyvale, CA, USA; San Francisco, CA, USA

    • Senior Software Engineer, Storage AI/ML

    Seattle, WA, USA

    • Account Representative, Search Ads 360, Retail, LCS

    Chicago, IL, USA

    • Software Engineer, PhD, Early Career, 2026

    Hyderabad, Telangana, India; Bengaluru, Karnataka, India

    Showing 1 to 20 of 3628 rows

    1‑20 of 3628

    navigate_next

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    arrow_back

    Back to jobs search

    Physical Design Lead, ASIC

    share

    • linkCopy link
    • emailEmail a friend

    corporate_fareGoogleplaceSunnyvale, CA, USA

    bar_chartAdvanced

    Advanced

    Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders; deep expertise in domain.

    Apply

    share

    • linkCopy link
    • emailEmail a friend

    Minimum qualifications:

    • Bachelor"s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

    • 10 years of experience in physical design, including custom structured datapath implementation.

    • Experience hardening dense compute units (such as dot-product engines, multiplier-accumulator (MACs), multipliers, or arithmetic logic unit (ALUs) into high-frequency, low-power macros.

    • Experience in sub-7nm process nodes (including FinFET and Gate-All-Around architectures), managing the physical density and routing congestion typical of custom datapaths.

    Preferred qualifications:

    • Master"s degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with focus on computer architecture.
    • Experience in structured placement methodologies (e.g., relative placement, data-flow driven layout, and customized power-grid stitching for dense blocks).
    • Experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality; familiarity with tools for schematics, layout, and circuit/logic simulation.
    • Experience with physical design and timing, with managing PT-to-PnR timing correlations and metal-fill impacts on dense structures.
    • Expert-level scripting versatility (Tcl, Python, Perl) to build layout automation and structural constraints within standard EDA tools.

    About the job

    In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google"s most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google"s TPU. You"ll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

    In this role, you will be empowering Google and our customers with breakthrough capabilities by delivering transformational, co-optimized silicon and technology leadership at scale.

    The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

    We"re the driving force behind Google"s groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

    US: $192000 - $279000 (USD) + 20% bonus target + equity + benefits

    Learn more about benefits at Google.

    Responsibilities

    • Own critical custom datapath and matrix multiplication accumulator blocks, driving execution from RTL-to-GDSII including synthesis, floor-planning, place and route (PNR), timing closure, and physical signoff.

    • Understand math-intensive micro-architecture to perform detailed feasibility studies, analyzing performance, power, and area (PPA) tradeoffs to achieve optimal design closure.

    • Develop and improve advanced physical design methodologies and customize implementation recipes, specifically optimizing PPA across complex arithmetic pipeline structures. Manage different PNR tools - synopsys fusion compiler, cadence (Innovus/Genus), PrimeTime, StarRC, Calibre, Apache Redhawk.

    • Implement and execute key design phases: floor-planning, synthesis, placement, clock tree synthesis (CTS), timing closure, routing, extraction, physical verification (design rule checking (DRC)/layout versus schematic (LVS), electromigration (EM)/IR, and final signoff.

    • Lead sub-chip execution and drive delivery, providing direct technical guidance and mentorship to a small team of engineers to ensure on-schedule project completion.

    Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google"s Applicant and Candidate Privacy Policy.

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

    Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

    To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

    Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    Google apps

    Main menu