DIRECT HIRE OPPORTUNITY!!! Our semiconductor client located in San Jose is looking for a Sr. Software Development Engineer.
The candidate will play a critical role in researching and developing for FPGA device modeling to build FPGA device database which represents all hard IPs' features and full chip silicon design with ease-to-use user interface and allow MAP and Place&Route tools to achieve better Fmax and runtime. The candidate will also be responsible for supporting new FPGA architecture evaluation and assessing the potential impact on existing software tools.Job Description:
A successful candidate will join a team designing and developing FPGA software tools at San Jose. The candidate will contribute to delivering software solution for FPGA development with emphasis on device support including device modeling, simulation model and bitstream generation. The candidate is expected to work closely with FPGA silicon design teams and FPGA SW implementation team (MAP, Place&Route and Timing Analysis) and programming teams to provide an entire FPGA solution from Syntehsis to bitstream download. The candidate is also expected to support new FPGA architecture evaluation and assess its potential impact on existing software tools. The candidate will be responsible for maintaining existing software product too and interacting with other teams to facilitate a value added solution.
Responsible for new architecture evaluation, device modeling, bitstream generation and support for Radiant/Diamond software releaseExperience:
5+ years' experience in EDA development. Expertise in C++, Verilog, and scripts, knowledge of logic design, simulation and data structure, and strong communication skills are required/Education:
Masters or PhD
We are an equal opportunity employer and make hiring decisions based on merit. Recruitment, hiring, training, and job assignments are made without regard to race, color, national origin, age, ancestry, religion, sex, sexual orientation, gender identity, gender expression, marital status, disability, or any other protected classification. We consider all qualified applicants, including those with criminal histories, in a manner consistent with state and local laws, including the City of Los Angeles' Fair Chance Initiative for Hiring Ordinance.
Field Programmable Gate Array
Static Timing Analysis
Enterprise Desktop Administrator (Microsoft Certified It Professional)